Team New Perspective Problem Definition

From Mindworks
Jump to navigation Jump to search

Background[edit | edit source]

None of the video detection systems currently in use in traffic signal system operations provide continuous traffic detection and monitoring needed for several advanced traffic control applications. Continuous monitoring of vehicle’s speed, location, and acceleration in the trapezoidal field of view (FOV) of the camera is done at the image sensor level intelligently without requiring complicated digital post processing of video streams and the high communication bandwidth associated with it. The proposed trapezoid image sensor IC will also reduce the overall cost and complexity of the system while providing intelligent and continuous incoming traffic information. These will open doors for several dynamic traffic signal control applications reducing vehicle emissions and fuel consumption due to unnecessary stopping.

Problem Statement[edit | edit source]

Modern traffic places much higher demands on monitoring and control devices than in the past. An intelligent image sensor and corresponding control system that is designed specifically for extracting “only” the dynamic properties of incoming traffic and the vehicles with high resolution, high speed, and embedded intelligence on sensor level is needed.

Problem Specifications[edit | edit source]

Frame Rate

  • 100fps from camera chip to FPGA
  • 10fps data output to traffic controller

FPGA – Spartan 3E

Array Resolution – 640x480 (VGA) Data Rate

  • Entire frame: 30.72 MB/s (burst x3)
  • With Tripwires: 480MBx#Tripwiresx100fps

(burst x3) Field of View: 500m

Goals and Deadlines[edit | edit source]

Fall Semester 2013[edit | edit source]

Oct. 15: Snapshot #1

  • Basic idea of FPGA design
  • Geometry of Image Sensor
  • Error Calculations
  • Feasibility Study

Oct. 18: Wikipage meeting

Oct. 22: Tapeout

Dec. 6: Snapshot #2

  • Have working demonstration of image subtraction algorithms in open CV
  • Have FPGA design done
  • Have all FPGA block diagrams done
  • Have as much HDL written as possible
  • Have test bed design done

Dec. 13: Portfolio, Wikipage, Logbook DUE

Spring Semester 2014[edit | edit source]

February 14th, 2014 - Detailed Design Review with Client

March 3rd, 2014 - Logbooks Due

March 4th, 2014 - Expo Registration and Information

March 11th, 2014 - Snapshot #3

April 8th, 2014 - Report Writing Workshop

May 2nd, 2014 - Engineering Design Expo

May 9th, 2014 - Final Report, Website, Logbook

Team Main Page[edit | edit source]

To get back to the team main page click here.